Skip to comments.
More Memory on the Way : (RISC processor on the Memory chip )
Wired ^
| Aug. 5, 2002 PDT
| Andy Patrizio
Posted on 08/24/2002 11:42:53 PM PDT by Ernest_at_the_Beach
Edited on 06/29/2004 7:09:22 PM PDT by Jim Robinson.
[history]
Researchers from the University of Southern California School of Engineering have developed a new type of memory that actually puts a processor on the DRAM chip, allowing for significantly faster memory performance and eliminating the gap between CPU and memory performance. The memory, called Data IntensiVe Architecture (DIVA), is a Processor in Memory (PIM) chip that contains four processors per memory chip, each capable of performing an 8-bit, 16-bit or 32-bit mathematical process.
(Excerpt) Read more at wired.com ...
TOPICS: Computers/Internet
KEYWORDS: memoryspeedup; techindex
To: *tech_index; Mathlete; Apple Pan Dowdy; grundle; beckett; billorites; One More Time; ...
To find all articles tagged or indexed using
tech_indexClick here: tech_index
To: Ernest_at_the_Beach
The thing I've thought for years I'd like to see would be a DRAM with a few rows' worth of buffering. In a DRAM chip, a row of data (I don't know how many bits that's up to these days, but many thousands) is read at once from the main array, and individual bits, bytes, or words (depending upon chip organization) are read out. Since the slowest operation is reading the data from the array into the row buffer, a chip with multiple row buffers would have an effective cache that could be filled much more quickly than a conventional cache.
3
posted on
08/25/2002 6:53:14 PM PDT
by
supercat
To: supercat
I got to learn more about memory architectures.
MUch more to it .
Disclaimer:
Opinions posted on Free Republic are those of the individual
posters and do not necessarily represent the opinion of Free Republic or its
management. All materials posted herein are protected by copyright law and the
exemption for fair use of copyrighted works.
FreeRepublic.com is powered by software copyright 2000-2008 John Robinson