See my reply #9. In the gate array chips, the human being who defines the chip connections via a high-level language like VHDL (for example) is the decision maker. Sounds like this new stuff is going to push that decision-making about internal connections down into the chip itself, no doubt with algorithms supplied by the designer. Very interesting idea, and I'll be watching to see how it develops.