Posted on 03/18/2008 4:01:05 PM PDT by ShadowAce
Intel Corp. today announced that it expects to ship a six-core processor to resellers in the second half of this year.
With 1.9 billion transistors and 16MB of Level 3 cache, the six-core chip, code-named Dunnington, will be built with Intel's new 45 nanometer technology, according to Pat Gelsinger, a senior vice president and general manager of Intel's Digital Enterprise Group.
"The big cache and six cores will give customers a nice bump in performance," Gelsinger said during a press briefing today about the company's product road map and its upcoming Intel Developer Forum, slated to be held next month in Shanghai. "We're quite excited about it."
He said that the company plans to demonstrate the Dunnington chip at the IDF.
Dan Olds, an analyst at Gabriel Consulting Group Inc., said moving beyond quad-core processors, which to date have been the high-water mark in the semiconductor industry, is a major step -- one that keeps Intel well ahead of rival Advanced Micro Devices Inc. Just last week, AMD confirmed that it started shipping its triple-core Phenom processors.
"For AMD, it just means that they're falling a little bit further behind, unless they have some plans in the works that we're not privy to yet," added Olds. "A six-core is a big deal … but most desktop software can't really take advantage of dual-core yet, so this means that this chip is aimed directly at servers -- at least until consumer software gets better at multicore threading."
Intel, which only moved to the 45nm process late last year, also announced today that it plans to start producing 32nm chips in either 2009 or 2010. Gelsinger said the first 32nm chip is slated to be a shrunken version of Nehalem, an upcoming four-core chip. The 32nm chips are code named Westmere.
During the press conference, Intel also said that it plans to start production of the Nehalem chips in the fourth quarter of this year. The 45nm Nehalem chips will include an integrated memory controller, eliminating the need for a front-side bus. Gelsinger explained that the new Nehalem architecture is modular, which means Intel should be able to build a chip using different building blocks that should be able to scale from two to eight cores.
Nehalem is also being designed to have two-way, simultaneous multithreading, to use Intel's QuickPath interconnect, and to have a three-level cache hierarchy. Gelsinger said more information on the Nehalem specs will be disclosed at the IDF.
Intel also reaffirmed to reporters that its upcoming Tukwila chip, an upgrade from the Itanium family, is due out by the end of the year.
Tukwila, a quad-core, 65nm processor, will run at up to 2 GHz, have dual-integrated memory controllers and use Intel's QuickPath interconnect instead of a front-side bus. The processor also will have 30MB of cache and 2 billion transistors on one chip.
"Development is proceeding quite smoothly," said Gelsinger.
Gelsinger also updated information the company is giving out about Larrabee, an upcoming processor family that will have multiple cores and focus on high-end graphics applications. It also will sport a new cache architecture.
"At the time, it was just a bunch of crazy people in the lab [working on multicore research], but now we have real product development going on," said Gelsinger. "It will scale into teraflops on an individual chip."
Please add me to your Tech Ping list. THANKS!
You’ve been added. Welcome Aboard!!
A “nice bump” in performance.
So when does this device become self-aware? And will it recognize its potential for autonomous action?
Sarah Connor, how did you miss this guy?
Sometimes you just gotta stand back and marvel at how far we've come.
Wow.
So, how much info could the Folding@Home and SETI@Home groups crunch with these? ;-)
Please add me as well.
You’ve been added as well. Welcome Aboard!!
Another of many things to be proud.
Unlike the Senator’s wife.
Moore’s Law from 1965 still holding!
When it does, it's first words will be "get this Vista cr*p off of me!"
Just saying.
When are the Terabyte DDR's coming out ;)
This model broke the <$100/GFlop barrier.
Please add me to the tech list ping! :)
You’ve been added. Welcome Aboard!
LOL, that should take Microsoft another 200 years, and by then the source code will be several trillion lines long. If you want better performance get more memory, and forget the multicore stuff.
Shadowace...would you please add me to your ping list also?? Thank you in advance.
Disclaimer: Opinions posted on Free Republic are those of the individual posters and do not necessarily represent the opinion of Free Republic or its management. All materials posted herein are protected by copyright law and the exemption for fair use of copyrighted works.